https://diode.zone/videos/watch/888a2723-966d-461f-aa8c-a0438777ffbe This is an extremely basic introduction to getting up and running with formally verifying modules written in Verilog using the open source tools Yosys and SymbiYosys. I'm definitely no expert, I'm just getting started. But hopefully this can help you get started too, so you can then find other resources to become better at it. Installation cheat sheet: https://docs.google.com/document/d/1O4ql42YJcig84rhgrAEA04R7u-7LIisieX5QDgd68aI/edit Some more advanced tutorials: https://zipcpu.com/ Tue, 20 Oct 2026 16:56:33 GMT https://validator.w3.org/feed/docs/rss2.html PeerTube - https://diode.zone https://diode.zone/lazy-static/avatars/61b689b7-84d5-43c7-9fa8-e63a7fd1d952.png https://diode.zone/videos/watch/888a2723-966d-461f-aa8c-a0438777ffbe All rights reserved, unless otherwise specified in the terms specified at https://diode.zone/about and potential licenses granted by each content's rightholder. https://diode.zone/w/hRUHJF8XYgmixma8YxdkiG;threadId=19030 https://diode.zone/w/hRUHJF8XYgmixma8YxdkiG;threadId=19030 Mon, 20 Sep 2021 09:01:08 GMT Thx

]]> hz